Icarus_Verilog
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
Lab Sheet 2
LearningObjectives
- Combinational digital circuit modeling
- Constructing a larger module using a smaller module