Icarus_Verilog

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

View on GitHub

Lab Sheet 4

LearningObjectives

To design a Simple MIPS ALU in a step by step manner
To design the main Control PLA to generate control signals
To design the ALU control Logic