Icarus_Verilog

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

View on GitHub

Lab Sheet 5

LearningObjectives

Designing a sample 32-bit register file for a MIPS processor