Lab Sheet 6

LearningObjectives

• Modeling MIPS Single Cycle Datapath in Verilog
• Designing modules for each hardware component and some support modules
• Implementation of the modules in Verilog
• Integrating these modules
• Writing test bench
• Testing the circuit with R-format instruction.